Abstract-This paper introduces the first fully digital imple mentation of a 3rd order ODE-based chaotic oscillator with signum nonlinearity. A threshold bus width of 12-bits for reliable chaotic behavior is observed, below which the system output becomes periodic. Beyond this threshold, the maximum Lyapunov exponent (MLE) is shown to improve up to a peak value at 16-bits and subsequently decrease with increasing bus width. The MLE is also shown to gradually increase with number of introduced internal delay cycles until a peak value at 14 cycles, after which the system loses chaotic properties. Introduced external delay cycles are shown to rotate the attractors in 3-D phase space.
I. INTRODUCTION
Chaos generation has been widely explored in recent years and has been considered for securing communication systems
[1] through chaos shift keying (CSK) [2] , [3] and random number generation [4] - [6] designed as both fully MaS-based [7] , [8] and integrated circuits [9] - [12] . Initial conditions act as encryption keys at the transmitter and the receiver to recreate the encryption scheme on both sides. Such system topologies require high-speed, stable, and repeatable chaos generators, qualities that analog implementations thus far have been unable to provide [13] .
Furthermore, tolerances in analog realization remarkably degrade the quality of the chaos generator output [13] . Digital design provides fully integrated, transistor-only circuits with no passive elements. By designing at the register transfer level, we exploit the reliability of digital circuits where the state variables are stored as bits in registers rather than as voltages on large capacitors. Environmental conditions and process variation have a far-reduced impact on functionality and performance, a significant improvement over analog de signs. Repeatability concerns are also diminished as setting initial conditions on registers in digital systems is easier than analog designs where capacitors have to be charged.
In this paper, the implementation of a known chaotic 3rd
order non-linear ODE with a signum nonlinearity is presented.
This system is a jerk-equation, i.e. a harmonic oscillator with a non-linear memory term and was introduced and implemented functionally in analog form [14] , [15] .
The chaotic system has parameters A, B, C, and D that are optimized for digital design. The system is implemented in bus widths ranging from 12-bits to 64-bits and the maximum Lyapunov exponent is calculated for all systems. The introduc tion of both external and internal delay elements is studied.
The system is designed in Verilog HDL and experimentally verified on a Xilinx Virtex 4 FPGA, indicating compact logic utilizations of 0.71 % and throughput of 13.35 Gbits/s for a 32-bit implementation.
II. DIGITAL RE ALIZATION
The system under study is a third-order non-linear ordinary differential equation that can be reduced to three variables:
Any system can be implemented in a digital scheme by realizing the numerical solution of the nonlinear differential equation that describes the system, as shown in Fig. 1 . combinational circuits. The Euler approximation (with step size h) can then be applied to each of the first order systems:
The 
The system is implemented using Verilog HDL and is synthesized on a Xilinx Virtex 4 FPGA.
III. CIRCUIT ANALYSIS

A. Effect of Bus Width
The effect of different bus widths can be observed in Fig. 2, where for a bus width of 10 bits in Fig. 2(b) , the X -Y attractor is in fact periodic rather than chaotic. However, the outline of the phasor resembles the general shape illustrated by the double scroll, indicating that the system, while being the same, does not produce chaotic output due to insufficient precision. 
2) Maximum Lyapunov Exponent (MLE):
The system is proved to be chaotic by calculating the MLE, using 250, 000
iterations for each case [17] . Furthermore, the saturated MLE is calculated for systems with bus widths from 12-bits to 64-bits. 
B. Effect of Delay Elements
I) Internal System Delay: The original chaotic system, shown in Eq. 3b is modified to introduce a delay element in terms of the clock period Tclk in the ODE according to:
This modification is implemented in the original system using a series of n registers to obtain Z delayed by nTclk. The resulting systems designed with a 16-bit bus width experimen tally exhibit the same attractors as those shown in Fig. 2 by visual inspection. However, a plot of the normalized MLE (to zero-delay value of 0.163) for systems versus the number of internal delay cycles is shown in Fig. 6 , which illustrates that the chaotic response of the delayed systems improves until a threshold delay of 14 cycles at a value ofO.219, a 34% increase in MLE compared to the baseline. Experimental results show that the system produces non-chaotic output beyond a 20 cycle delay while the chaotic response rapidly degrades after the optimal delay of 14 cycles. Fig. 7 illustrates the attractor found at a delay of 18 cycles, indicating that the system is at the upper threshold of chaos and increasing the delay further would diminish the chaotic response.
2) External System Delay: Using the original system, the output X is delayed by m clock cycles (of period Tclk) and is plotted versus Y in Fig. 8 . The m-cycle delay is achieved by using m registers in series. Therefore, the outputs of the system are now {X(t-mTclk), Y(t), Z(t)}. Since the original system has not been modified, the original chaotic properties are preserved. However, the shape of the attractor is modified, rotating in phase-space per the amount of delay introduced. Effect of number of internal delay cycles on MLE for a l6-bit implementation. Gbits/s on a Xilinx FPGA.
